The objective of this paper is to research the impact of electrical and physical parameters that characterize the complementary MOSFET transistors (NMOS and PMOS transistors) in the CMOS inverter for static mode of operation. In addition to this, the paper also aims at exploring the directives that are to be followed during the design phase of the CMOS inverters that enable designers to design the CMOS inverters with the best possible performance, depending on operation conditions. The CMOS inverter designed with the best possible features also enables the designing of the CMOS logic circuits with the best possible performance, according to the operation conditions and designers' requirements.
characteristics, therefore both transistors are considered as driver transistors. By circuit topology for input high voltage (high level), the NMOS transistor drives (pulls down) the output node while the PMOS transistor acts as the load (nonlinear resistor), and for input low voltage (low level) the PMOS transistor drives (pulls up) the output node while the NMOS acts as load [6, 7, 12 ].
It's very important that the CMOS inverter has the static power of dissipation nearly zero, when the subthreshold conductions and leakage currents are neglected [7, [12] [13] [14] [15] . 
The role of the complementary MOSFET (NMOS and PMOS) transistors parameters in characteristic properties of the CMOS inverters
The behavior of the CMOS inverter for static conditions of operation is described by the voltage transfer characteristic (VTC), and for dynamic operation conditions is described by the time response during switching conductions [6, 7] . The typical VTC characteristic of the CMOS inverter is shown as in Figure 2 . In the CMOS inverter, the NMOS transistor and PMOS transistor can be treated as a switch which operates in complementary mode [12] .
For construction of the VTC characteristic of the CMOS inverter, five different combinations of operation modes of the NMOS and PMOS transistors should be examined, which are the results of the various ratios of the input voltage levels and the output voltage levels. Operation modes of complementary MOS transistors within particular regions of the VTC characteristic are presented in Table 1 . Table 1 The critical value of output voltage VOH can be calculated by using the A region of VTC's, when the NMOS transistor operates in the cut-off mode, while the PMOS transistor operates in the linear mode, and after calculation will have voltage level of: 
when Vt0,n -the threshold voltage of the NMOS transistor, Vt0,p -the threshold voltage of the PMOS transistor, kr -the transconductance parameters ratio of the NMOS and the PMOS transistors, 
In the CMOS inverter, it is also important to consider an electrical parameter which represents the threshold voltage of the CMOS inverter Vth, which is calculated under the condition that Vo = Vin. 
The low output critical voltage value VOL is calculated using the E region of VTC characteristic, when the NMOS transistor operates in linear mode and the PMOS transistor operates in cut-off mode, resulting in:
The critical input and output voltage values are also determinative to the noise margins values which characterize CMOS inverter for two logic levels (NML and NMH) in static condition of operation (steady state). The noise margins for two logic levels are expressed as: Relaying on fabrication processes advances of MOS transistors, it is possible that electrical and physical parameters which characterize MOS transistors can be controlled during fabrication process [1, 3, 6] . Therefore, we will examine the impact of these parameters on the particular magnitudes that characterize the CMOS inverter and based on them, can be defined the routes which lead to the design of the CMOS inverter with favorable performance according to the operation conditions and digital circuits based on CMOS logic [1, 9, [15] [16] [17] .
Results and Discussion
The dependence of the input voltage critical value VIL on the ratio of MOS transistors tranconductance parameters for two different values of the threshold voltage of NMOS driver transistor, when the value of the PMOS transistor threshold voltage (PMOS can be treated as a load)
remains constant, is presented in Figure 3 .
Preprints (www.preprints.org) | NOT PEER-REVIEWED | Posted: 28 July 2017 doi:10.20944/preprints201707.0084.v1 Presented results show that the higher value of MOS transistors transconductance parameters ratio kr will decrease the high critical value of input voltage VIH. When the value of the threshold voltage of NMOS transistor is decreased, then the high critical value of input voltage VIH will be decreased and this decreasing will be more prominent for the higher value of the MOS transistor transconductane parameters ratio kr. Also, when the value of the threshold voltage of PMOS transistor increases by absolute value, the input critical voltage values VIH will decrease, especially the impact will be more significant for the smaller values of MOS transistors transconductance parameters ratio. Based on the obtained results, it is shown that the higher value of MOS transconductane parameters ratio is, the CMOS threshold voltage value will be decreased, respectively, it will be shifted towards the logical lower value. The level of noise margins NMH (noise margins for high level) will increase when the MOS transconductance parameter ratio is designed to be higher, Figure 11 . For smaller value of NMOS threshold voltage, the noise margin for high level NMH will increase especially in the range of higher values of the transconductance parameter kr. While the lower value of PMOS threshold voltage by absolute value (Vt0,p), the level of noise margins NMH will decrease, especially with significant impact in the range of low values of the transconductane parameter ratio kr.
By matching the values of complementary MOS transconductance parameters and values of their threshold voltage, the CMOS inverter can be designed with higher performance, depending on the requirements of designer that dictate operation conditions. For CMOS inverter with matched parameters as: kn = kp and Vt0, n =| Vt0, p | will be achieved that the noise margin to be equal to both logic levels and the value of the threshold voltage of the CMOS inverter will be half of voltage source Vth = VDD/2. The CMOS inverter which possesses these features is called symmetric inverter and it must satisfy the condition:
and although the MOS transistors built by equal length of channel defined by lithographic process, it appears that:
The behavior of CMOS inverter is described through the VTC in DC mode of operations (steady From the VTC shape presented in Figure 12 we can see the impact of the channel width In Figure 14 is shown the impact of the PMOS transistor threshold voltage value in VTC shape of CMOS inverter when the NMOS transistor threshold voltage has a fixed value. When the PMOS transistor threshold voltage has lower value by an absolute value, then the CMOS inverter VTC) will shift to the right from the larger value. For the higher values of complementary MOS transistors transconductance parameters ratio (kr), lower value of the NMOS transistor threshold voltage (Vt0,n) and higher value by absolute value of the PMOS transistor threshold voltage (Vt0.p), the input voltage critical value VIH will decrease, whereas noise margin for high level NMH will increase.
As for the output voltage value Vo when Vin = VIL, for the higher values of complementary MOS transistors transconductance parameters ratio (kr), lower value of the NMOS transistor threshold voltage (Vt0,n) and higher
